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Abstract— In this paper, a solution to support the run-time 
readback, relocation and replication of cores in embedded 
systems with dynamic and partial reconfiguration capabilities is 
presented.  The proposal shows a peripheral structure that allows 
an easy integration and communication with the rest of the 
system, including an API to make the reconfiguration details to 
be more transparent to software applications. Differently to other 
proposals, all functionality is implemented in hardware, 
achieving a higher reconfiguration speed.  In addition, different 
design decisions have been taken in order to increase the 
portability of the solution to existing and, possibly, future 
FPGAs. Finally, a use case is provided, which shows the features 
of this module applied to the run-time scaling of a hardware 
coprocessor. 
Keywords-component; FPGA; Dynamic Reconfiguration; core 
relocation; Scalability 
I.  INTRODUCTION  
 
The emergence of commercial FPGAs with dynamic and 
partial reconfiguration (DPR) features has opened promising 
research opportunities in the field of reconfigurable computing. 
The benefits and possibilities offered by this technique have 
been extensively reported, mainly in academic works [1] [2] 
[3] [4]. An important one is that partial reconfiguration reduces 
time and memory overheads compared with full 
reconfiguration. In addition, it allows the design of specific 
hardware for each particular application, providing advantages, 
both regarding power consumption and performance. 
Furthermore, dynamic partial reconfiguration allows the 
implementation of complex systems in constrained devices, 
and enhances run-time adaptability for embedded systems 
working under variable environments. Consequently, due to 
these advantages, and the limits of silicon integration, 
reconfigurable computing is seen like a must for future 
embedded systems. 
Despite these advantages, the main obstacles to provide 
partially reconfigurable solutions with commercial purposes 
are the lack of commercial design flows and tools supporting it 
[5], as well as the need of having specific knowledge on 
dynamic reconfiguration techniques. In addition, the 
particularity of each device, and the changes from one 
generation of reconfigurable devices to the next one, makes 
difficult to create portable and upgradable solutions. To deal 
with dynamic reconfiguration from scratch, different issues 
have to be solved. Some of them are the creation of partial 
configuration files to reconfigure only the desired portion of 
the device, the tools to relocate these modules in any arbitrary 
position, or the control of the configuration port and the 
communication infrastructure compatible with the DPR 
technique [6].  
Regarding the configuration ports, different interfaces are 
available. Xilinx FPGAs contain the ICAP, an internal port that 
allows the partial reconfiguration of the device. This leads to 
the concept of self-reconfigurable embedded system, a system 
that can modify its functionality autonomously at run-time. To 
control the ICAP, Xilinx provides a wrapper called HWICAP 
that can be integrated in the system like a peripheral through 
the IBM PLB CoreConnect bus [7].  
Regarding the generation of partial bitstreams, that is, 
configuration files to reconfigure only the desired resources of 
the device, traditionally there has always been an important gap 
between the silicon availability and the apparition of design 
tools and flows supporting this feature. In addition, partial 
reconfiguration files are addressed to the position of the device 
where they were initially mapped. As a result, either a different 
partial bitstream is generated in advance for each possible 
reconfigurable region, or the final position of each block is 
restricted to the original one. With the second option, the 
system can enter into stall states, if it requires the execution of 
a certain hardware block, and the corresponding reconfigurable 
region is not available. An alternative, with low computing 
overhead and bitstream storage requirements, is to modify the 
target position of the hardware modules at run-time, during the 
reconfiguration process. Some solutions exist to carry it out, 
including both software and hardware implementations, like 
those reported in [8] and [8]. However, hardware approaches 
have restricted functionality and are very device dependent, 
while software ones provide lower reconfiguration rates, 
because of their high overhead. 
The work described in this paper provides an easy and fast 
hardware based solution for the readback, relocation and 
replication of partial bitstreams. The main purpose of this 
solution is to provide digital systems designers the possibility 
of making logical designs that take advantage of the partial 
dynamic reconfiguration, without having a previous 
preparation in this field. Additionally, the hardware system was 
designed to be easily ported to new devices and families of 
Xilinx FPGAs. This module is designed as a peripheral 
module, including integration with the rest of the system by 
means of the CoreConnect technology, and a software API to 
increase independence between the family-
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 the solution provided by Xilinx 
tforms is called HWICAP. This 
itive, including some internal 
state-machine and the ICAP 
stem has a peripheral structure, 
to be integrated on a SoC, including some Peripheral Interface 
Blocks to communicate with the PLB, as well as a software 
driver. This driver includes functions to access the FPGA 
resources, but not to reallocate arbitrary reconfigurable blocks, 
neither to perform the readback of an arbitrary region. 
 
III. STATE OF THE ART 
 
Since dynamic reconfiguration of commercial FPGAs 
became feasible, the relocation of presynthesized bitstreams 
has been addressed in different works. A first classification 
among the existing solutions can be done according to the 
location of the bitstream manipulation, that is, off-chip or on-
chip. The first external solution was PARBIT [12].  However, 
in this work, the objective of the designed peripheral is to 
provide an embedded system with enhanced dynamic 
reconfiguration capabilities. Consequently, only on-chip 
solutions will be analyzed. Among them, a further 
classification can be carried out depending on the processing 
approach, existing both embedded software and hardware 
solutions. Examples of software-based solutions are XPART, a 
C version derived from the set of JBits Java classes and 
pBITPOS[13], an embedded version of BITPOS. A good 
summary of software-based solutions is provided in [14]. 
However, since software based solutions offer too high 
overhead for run-time operation, this state-of–the art will be 
restricted to hardware approaches.  
Focusing on embedded hardware solutions, a remarkable 
approach is the REPLICA (Relocation per online 
Configuration Alteration) filter proposed in [15]. This solution 
is based on the concept of the bitstream filtering during 
relocation, in order to reduce the process overhead. Basically, 
the idea is to implement a finite state machine that parses the 
bitstream during the configuration, identifying the different 
fields and commands. Among these fields, it is necessary to 
detect the FAR, in order to replace the original addresses where 
the block was synthesized, with the final addresses where it 
will be relocated, as well as the CRC. The generation of the 
new addresses where each frame has to be relocated is the heart 
of the filter. Since this approach is restricted to Xilinx Virtex 
and Virtex-E FPGAs, it only addresses 1D relocations. The 
address calculation is reduced to obtain a constant offset value 
to be added to the original Major address. A correction factor 
has to be included to skip BRAM columns. The calculus of the 
FAR in Virtex-E devices is more difficult, so some necessary 
operations are performed in advance. The filter also includes an 
FPGA Type Decoder, which from the device identification 
code generates some specific parameters of the chip, necessary 
to calculate the addresses. In addition, a block to generate the 
new CRC value, after bitstream manipulation, is included. The 
overhead of this block is null, since the next MJA is calculated 
while a column is being reconfigured. The output of this block 
is the manipulated bitstream that can be used to feed the ICAP, 
or other interfaces like the SelectMAP. Details of the control of 
the reconfiguration port are out of the scope of this work. 
Authors also provide a configuration manager to control the 
data transfers from the bitstream memory to the port. The 
relocator can be situated between the bitstream memory and 
the configuration manager. A new version including support 
for Virtex-2/-Pro devices, called REPLICA2Pro, was 
introduced in [8]. It also includes support for the relocation of 
tasks that make use of BlockRAM and multiplier columns.  
The BIRF (Bitstream Relocator Filter), presented in [16], is 
similar to REPLICA in the sense that it is also based on a filter 
approach, and is restricted to 1D relocation in Virtex FPGAs. 
However, BIRF claims to have a better performance, but no 
performance information was included in REPLICA. The main 
difference is a simplification of the Parser FSM, limiting its 
behavior to detect the FAR and the CRC. An enhanced version 
of this proposal, reported in [8], solves the bidimensional 
relocation problem, addressing Virtex-4 and Virtex-5 devices. 
The FAR is also calculated by the parser, and it depends on the 
differences between virtex-4 and virtex-5 devices. An 
optimized version is provided, including a bypass value for the 
CRC that avoids the calculation of the new CRC. 
Another approach is the Self-reconfiguring Platform (SRP) 
by Blodget et al. in [17] and [18], which includes the idea of 
attaching the hardware reconfiguration subsystem as a 
peripheral of the embedded MicroBlaze processor, using the 
CoreConnect Bus technology. Inside the hardware subsystem, 
a cache is included, with capacity to store a single 
configuration frame. The software component of the platform 
defines a low-level API, in charge of the ICAP-cache memory 
control, and a high level API programmed in C language called 
XPART, derived from JBits. As a result, it contains methods to 
random access bitstreams, as well as to relocate partial 
bitstreams. This software component contains the 
read/modify/write operation for configuration data, which 
enables fine-grain hardware modification, like changing LUT 
equations, as well as the copyCLBModule function, that copies 
a rectangular region of configuration memory, and pastes it in 
another position. This can be very useful to some applications, 
avoiding the access to the external memory. In [19], based on 
this Self-Reconfigurable Platform, the concept of merge 
reconfiguration is introduced. The process followed is to, 
instead of directly writing the new configuration data in the 
device memory, the former one is previously read, and frame 
by frame merged with new data. This allows the inclusion of 
static routing, as well as the reconfiguration of blocks 
occupying less than a frame height. This idea was initially 
addressed to virtex-2 devices, but has also been successfully 
tested in Virtex-4. In [20], a software version of this read-
modify-write method is also exploited. 
 The PRR-PRR reconfiguration approach introduced in 
[21], provides frame relocating from a partial reconfigurable 
region (PRR) in the device, into another region. This is done in 
a frame by frame basis, in order to accelerate the relocation 
process and to reduce the bitstream storing requirements. 
However, this approach has a huge overhead of repeating the 
different sequences of the header of each pair of frames, having 
no possibility of reconfiguring blocks from the external 
memory. Furthermore, the algorithm to relocate a full 
rectangular region is implemented in software.  
The solution proposed in this paper is incremental regarding 
previous works, but contributing with some original 
implementation ideas, and enhanced functionality.   
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are generated. The first one includes the specific architecture 
details to generate the FAR, and another one with the 
command sequences that constitute both header and tail of the 
bitstream. The elements of the FPGA architecture are indexed 
in XY coordinates and represent FPGA columns, not frames. 
When the peripheral is instantiated and resynthesized for a 
different device, the parameters stored in these files are used 
by the tool, creating specific hardware for each particular 
device. For new devices in the market, these packages might 
be created easily, whenever the structure is kept similar. This 
way, it will be possible to shorten the development of 
reconfigurable systems when new families appear in the 
market, thus shortening the tools gap before mentioned. 
 
B. FAR Calculation 
 
The inputs of this module are the XY coordinates of the lower-
left and upper-right corners of the rectangular area that are 
going to be read or written. The block takes the information 
stored in the architecture device package to generate every 
frame address that span the rectangular region that will be 
reconfigured. This subsystem is a simple state machine that just 
reads the proper elements of the architectural package. It goes 
through each element of the package’s array and takes its frame 
address fields. In order to generate the minor addresses, it 
increments it from zero to the number of frames of the column 
selected at that moment. When all the addresses of the selected 
column are generated, it goes to the next column. This process 
goes on until the last column is reached. As a result, new 
FPGAs with different architectures could be easily 
reconfigured.  
At the output of this block, a FIFO memory is used, to store the 
generated addresses. This FIFO allows the synchronization 
with the data coming from the processor. When all addresses 
have been generated and sent, a false address (an address in 
which every bit is set to ‘1’) is sent to the FIFO to indicate that 
the previous address was the last one. 
 
C. Bitstream Commands generation 
 
The idea of this block is very similar to the FAR generator. It 
reads the sequence of commands from the commands vhdl 
package, and feeds the ICAP with it. In addition, it includes 
the generated FAR, for each frame, in the proper position of 
the bitstream.  
 
D. ICAP wrapper 
 
The differences in the control and the interface of the ICAP 
primitive, depending on the specific device, make difficult the 
generation of portable solutions. Therefore, instead of 
instantiating the ICAP port directly in this solution, the 
HWICAP wrapper provided by Xilinx is used. The connection 
with the wrapper is done through the standard IPIF included in 
the HWICAP. This IPIF is completely standard, and 
compatible with new generations or versions of this wrapper.   
 
E. Control blocks 
 
Other modules of the system are small state-machines in 
charge of the generation of different control signals, like the 
control of the ICAP through the IPIF, as well as the execution 
of some tasks like the inclusion of headers and tails, or the 
information merging from different sources (data from 
external sources or from readback, relocated addresses, 
headers and tails).  
VI. SOFTWARE API 
 
The proposed peripheral includes a software API to ease its 
integration in the system, as well as to hide the reconfiguration 
details to software applications using it. The proposed interface 
is based on the definition of a set of commands that are stored 
in the peripheral registers, allowing the control of the hardware 
subsystem from the processor.  
The block has six Registers: the commands one, a data register, 
and four coordinates’ registers to communicate two positions in 
the FPGA. Possible content of the commands register is shown 
in Table 1. 
Table 1. Software API commands 
Command Effect
READ2EXTERNAL 
Reads the configuration of a 
region from the FPGA 
configuration memory and 
sends it to the processor.  
READ2INTERNAL 
Reads the configuration of a 
region from the FPGA 
configuration memory and 
stores it in the internal FIFO 
WRITEFROMEXTERNAL 
Writes the configuration of a 
region from the processor to 
the FPGA configuration 
memory.  
WRITEFROMINTERNAL 
Writes the configuration of a 
region from the peripheral 
FIFO memory to the 
configuration memory. 
 
In addition, two bits of this register are used to indicate data 
transferences between the processor and the peripheral. The 
addresses of the rectangular regions involved in the operations 
are introduced through the registers X0, XF, Y0, and YF. 
These addresses indicate conventional coordinates of the 
FPGA, beginning from the bottom left corner. 
 
VII. EXPERIMENTAL RESUL
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In Table 3, actual values for these parameters
 
Table 3. Actual number of clock cycles of
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modules, but at speeds that are close to the maximum ones, 
given today's reconfiguration port achievable speeds. 
Additionally, the block is seamlessly integrated with the bus 
technologies available for SoPC systems, and the abstraction 
level at which reconfiguration is handled alleviates the system 
designer to have deep knowledge of reconfiguration skills 
(taking apart the knowledge required to produce a 
reconfigurable block layout, which is assumed to be done by a 
hardware designer, with much higher expertise in 
reconfiguration). 
An effort towards generalization in the way different FPGA 
families behave with dynamic reconfiguration has been done, 
and the design of the peripheral module based on VHDL 
configuration packages opens up an opportunity to rapidly 
migrate the reconfiguration process to new coming families, 
with reduced development times. Experimental results show 
that a full featured hardware based solution still requires very 
little area overhead, at very high speeds. 
Future work goes in three directions. On one side, the 
possibility of adding more bitstream filters (mutators) opens 
up the enhancement of the block with other features like 
increased fault tolerance by automatic circuit modifications, 
protection against side channel attacks, etc. Second, the 300 
MHz frontier reported in [23] for maximum programming 
speed is a challenge for our all-at-one relocation and 
programming feature. Third, the use of this module into a 
variety of scenarios where fast reconfiguration is required, like 
video processing with inter-frame algorithm adaptation, for 
instance, or evolvable systems, are broader research lines that 
are being considered presently. 
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